

LC²MOS Complete, 14-Bit Analog I/O System

AD7869

FEATURES

Complete 14-Bit I/O System, Comprising
14-Bit ADC with Track/Hold Amplifier
83 kHz Throughput Rate
14-Bit DAC with Output Amplifier
3.5 µs Settling Time
On-Chip Voltage Reference
Operates from ±5 V Supplies
Low Power—130 mW typ
Small 0.3" Wide DIP

APPLICATIONS
Digital Signal Processing
Speech Recognition and Synthesis
Spectrum Analysis
High Speed Modems
DSP Servo Control

GENERAL DESCRIPTION

The AD 7869 is a complete 14-bit I/O system containing a DAC and an ADC. The ADC is a successive approximation type with a track-and-hold amplifier, having a combined throughput rate of 83 kHz. The DAC has an output buffer amplifier with a settling time of 4 μs to 14 bits. T emperature compensated 3 V buried Zener references provide precision references for the DAC and ADC.


Interfacing to both the DAC and ADC is serial, minimizing pin count and giving a small 24-pin package size. Standard control signals allow serial interfacing to most DSP machines.

Asynchronous ADC conversion control and DAC updating is made possible with the \overline{CONVST} and \overline{LDAC} logic inputs.

The AD 7869 operates from ± 5 V power supplies; the analog input/output range of the AD C/DAC is ± 3 V. The part is fully specified for dynamic parameters such as signal-to-noise ratio and harmonic distortion as well as traditional dc specifications.

The part is available in a 24-pin, 0.3 inch wide, plastic or hermetic dual-in-line package (DIP) and in a 28-pin, plastic SOIC package.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- 1. Complete 14-Bit I/O System.

 The AD 7869 contains a 14-bit ADC with a track-and-hold amplifier and a 14-bit DAC with output amplifier. Also in
 - amplifier and a 14-bit DAC with output amplifier. Also in cluded are separate on-chip voltage references for the DAC and the ADC.
- 2. Dynamic Specifications for DSP U sers. In addition to traditional dc specifications, the AD 7869 is specified for ac parameters, including signal-to-noise ratio and harmonic distortion. T hese parameters, along with important timing parameters, are tested on every device.
- Small Package.
 The AD 7869 is available in a 24-pin DIP and a 28-pin SOIC package.

AD7869-SPECIFICATIONS

 $\begin{array}{l} \textbf{ADC SECTION} & (V_{DD}=+5~V~\pm~5\%~,~V_{SS}=-5~V~\pm~5\%~,~AGND=DGND=0~V,~f_{CLK}=2.0~MHz~external.\\ & \text{All specifications}~T_{MIN}~to~T_{MAX}~unless~otherwise~noted.) \end{array}$

Parameter	J Version ¹	A Version ¹	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE ² Signal-to-Noise Ratio ^{3,4} (SNR) @ +25°C T _{MIN} to T _{MAX} Total Harmonic Distortion (THD) Peak Harmonic or Spurious Noise Intermodulation Distortion (IMD)	78 78 -86 -86	78 77 -86 -86	dB min dB min dB typ dB typ	$V_{IN}=10 \text{ kH z Sine W ave, } f_{SAMPLE}=83 \text{ kH z}$ $V_{IN}=10 \text{ kH z Sine W ave, } f_{SAMPLE}=83 \text{ kH z}$ $V_{IN}=10 \text{ kH z Sine W ave, } f_{SAMPLE}=83 \text{ kH z}$
Second Order Terms Third Order Terms Track/Hold Acquisition Time	-86 -88 2	-86 -88 2	dB typ dB typ μs max	$fa = 9 \text{ kH z}, fb = 9.5 \text{ kH z}, f_{SAM PLE} = 50 \text{ kH z}$ $fa = 9 \text{ kH z}, fb = 9.5 \text{ kH z}, f_{SAM PLE} = 50 \text{ kH z}$
DC ACCURACY Resolution M inimum Resolution Integral N onlinearity Differential N onlinearity Bipolar Zero Error Positive Gain Error ⁵ N egative Gain Error ⁵	14 14 ±2 ±1 ±20 ±20 ±20	14 14 ±2 ±1 ±20 ±20 ±20	Bits Bits LSB max LSB max LSB max LSB max LSB max LSB max	N o M issing C odes Are G uaranteed
AN ALOG IN PUT Input Voltage Range Input Current	±3 ±1	±3 ±1	Volts mA max	
REFERENCE OUTPUT ⁶ RO ADC @ +25°C RO ADC TC	2.99/3.01 ±25	2.99/3.01 ±25 ±40	V min/ V max ppm/°C typ ±ppm/°C max	
Reference Load Sensitivity (ΔRO ADC vs. ΔΙ)	-1.5	-1.5	mV max	Reference Load Current Change (0–500 µA), Reference Load Should Not Be Changed During Conversion
LOGIC INPUTS (CONVST, CLK, CONTROL) Input High Voltage, V _{INH} Input Low Voltage, V _{INL} Input Current, I _{IN} Input Current ⁷ (CONTROL & CLK) Input Capacitance, C _{IN} ⁸	2.4 0.8 ±10 ±10 10	$2.4 \\ 0.8 \\ \pm 10 \\ \pm 10 \\ 10$	V min V max µA max µA max pF max	$V_{DD} = 5 \text{ V} \pm 5\%$ $V_{DD} = 5 \text{ V} \pm 5\%$ $V_{IN} = 0 \text{ V} \text{ to } V_{DD}$ $V_{IN} = V_{SS} \text{ to } D \text{ G N D}$
LOGIC OUTPUTS DR, RFS Outputs Output Low Voltage, V _{OL} RCLK Output	0.4	0.4	V max	$I_{SINK} = 1.6 \text{ mA}$, Pull-U p Resistor = 4.7 k Ω
Output Low Voltage, V _{OL} DR, RFS, RCLK Outputs Floating-State Leakage Current Floating-State Output Capacitance ⁸	0.4 ±10 15	0.4 ±10 15	V max µA max pF max	$I_{SINK} = 2.6 \text{ mA}$, Pull-U p Resistor = 2 k Ω
CONVERSION TIME External Clock Internal Clock	10 10	10 10	μs max μs max	The Internal Clock Has a Nominal Value of 2.0 MHz
POWER REQUIREMENTS V _{DD} V _{SS} I _{DD} I _{SS} T otal Power Dissipation	+5 -5 22 12 170	+5 -5 22 12 170	V nom V nom mA max mA max mW max	For Both DAC and ADC ±5% for Specified Performance ±5% for Specified Performance Cumulative Current from the T wo V _{DD} Pins Cumulative Current from the T wo V _{SS} Pins T ypically 130 mW

-2-REV. A

¹T emperature ranges are as follows: J Version, 0°C to +70°C; A Version, -40°C to +85°C.

 $^{^{2}}V_{IN} = \pm 3 \text{ V}.$

³SNR calculation includes distortion and noise components. ⁴SNR degradation due to asynchronous DAC updating during conversion is 0.1 dB typ.

⁵M easured with respect to internal reference.

⁶For capacitive loads greater than 50 pF, a series resistor is required (see Internal Reference section). ⁷T ying the CONTROL input to V_{DD} places the device in a factory test mode where normal operation is not exhibited. ⁸Sample tested @ +25°C to ensure compliance.

Specifications subject to change without notice.

$\begin{array}{ll} \textbf{DAC SECTION} & (V_{DD}=+5~V~\pm~5\%~,~V_{SS}=-5~V~\pm~5\%~,~AGND=DGND=0~V,~RI~DAC=+3~V~and~decoupled~as~shown~in~Figure~2,\\ V_{OUT}~Load~to~AGND;=2~k\Omega,~C_L=100~pF.~All~specifications~T_{MIN}~to~T_{MAX}~unless~otherwise~noted.) \end{array}$

Parameter	J Versions ¹	A Version ¹	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE ²				
Signal-to-Noise Ratio ³ (SNR) @ +25°C	78	78	dB min	$V_{OUT} = 1 \text{ kH z Sine W ave, } f_{SAMPLE} = 83 \text{ kH z}$
T _{MIN} to T _{MAX}	78	77	dB min	Typically 82 dB at $+25^{\circ}$ C for $0 < V_{OUT} < 20 \text{ kH z}^4$
T otal H armonic D istortion (T H D)	-86	-86	dB typ	$V_{OUT} = 1 \text{ kH z Sine W ave, } f_{SAMPLE} = 83 \text{ kH z}$
·			, ,	Typically -84 dB at +25°C for $0 < V_{OUT} < 20 \text{ kH z}^4$
Peak Harmonic or Spurious Noise	-86	-86	dB typ	$V_{OUT} = 1 \text{ kH z}, f_{SAMPLE} = 83 \text{ kH z}$
			. 31	Typically -84 dB at +25°C for $0 < V_{OUT} < 20 \text{ kH z}^4$
DC ACCURACY				
Resolution	14	14	Bits	
Integral Nonlinearity	±2	±2	LSB max	
Differential Nonlinearity	±1	±1	LSB max	Guaranteed Monotonic
Bipolar Zero Error	±10	±10	LSB max	
Positive Full-Scale Error ⁵	±10	±10	LSB max	
N egative Full-Scale Error ⁵	±10	±10	LSB max	
REFERENCE OUTPUT ⁶				
RO DAC @ +25°C	2.99/3.01	2.99/3.01	V min/V max	
RO DAC TC	±25	±25	ppm/°C typ	
NO DACTE	-23	±40	ppm/°C max	
Reference Load Change			ppin/ C max	
(ΔRO DAC vs. ΔI)	-1.5	-1.5	mV max	Reference Load Current Change (0 μA-500 μA)
REFERENCE INPUT	1.5	1.5	IIIV IIIUX	Trefer effect 2 dua e utreffe e fluinge (0 μλ 300 μλ)
	2 05/2 15	2 05/2 15	V min N/ may	3 V ± 50/
RI DAC Input Range	2.85/3.15	2.85/3.15	V min/V max	3 V ± 5%
Input Current	1	1	μA max	
LOGIC INPUTS				
$(\overline{LDAC}, \overline{TFS}, TCLK, DT)$				
Input High Voltage, V _{INH}	2.4	2.4	V min	$V_{DD} = 5 V \pm 5\%$
Input Low Voltage, V _{INL}	0.8	0.8	V max	$V_{DD} = 5 V \pm 5\%$
Input Current, I _{IN}	±10	±10	μA max	$V_{IN} = 0 V \text{ to } V_{DD}$
Input Capacitance, C _{IN} ⁷	10	10	pF max	
ANALOG OUTPUT				
Output Voltage Range	±3	±3	V nom	
DC Output Impedance	0.3	0.3	Ω typ	
Short-Circuit Current	20	20	mA typ	
AC CHARACTERISTICS ⁷				
Voltage Output Settling-Time				Settling Time to Within $\pm 1/2$ LSB of Final Value
Positive Full-Scale Change	4	4	μs max	Typically 3 μs
N egative Full-Scale C hange	4	4	μs max	Typically 3.5 μs
Digital-to-Analog Glitch Impulse	10	10	nV secs typ	DAC Code Change All 1s to All 0s
Digital Feedthrough	2	2	nV secs typ	
V _{IN} to V _{OUT} Isolation	100	100	dB typ	$V_{IN} = \pm 3 \text{ V}$, 41.5 kH z Sine W ave
POWER REQUIREMENTS	As per ADC	Section	1	
	pc. /\D C			

NOTES

REV. A -3-

 $^{^1\!}T$ emperature ranges are as follows: J Version, 0°C to +70°C; A Version, -40°C to +85°C .

 $^{^{2}}V_{OUT}(p-p) = \pm 3 V.$

³SNR calculation includes distortion and noise components.

 $^{^4\}text{U}\,\text{sing}$ external sample and hold, see Figures 13 to 15.

⁵M easured with respect to REF IN and includes bipolar offset error.

⁶For capacitive loads greater than 50 pF a series resistor is required (see Internal Reference section).

⁷Sample tested @ +25°C to ensure compliance.

Specifications subject to change without notice

TIMING SPECIFICATIONS^{1, 2} $(V_{DD} = +5 \text{ V} \pm 5\%, V_{SS} = -5 \text{ V} \pm 5\%, AGND = DGND = 0 \text{ V})$

Parameter	Limit at T _{MIN} , T _{MAX} (All Versions)	Units	Conditions/Comments
ADC TIMING			
t_1	50	ns min	CONVST Pulse Width
t_{2}^{-3}	440	ns min	RCLK Cycle Time, Internal Clock
$\bar{t_3}$	100	ns min	RFS to RCLK Falling Edge Setup Time
t ₁ t ₂ ³ t ₃ t ₄	20	ns min	RCLK Rising Edge to RFS
	100	ns max	
ts4	155	ns max	RCLK to Valid D ata D elay, $C_L = 35 \text{ pF}$
t _s 4 t ₆	4	ns min	Bus Relinquish Time after RCLK
	100	ns max	·
t ₁₃ S	2 RCLK + 200 to	ns typ	CONVST to RFS Delay
	3 RCLK + 200		·
DACTIMING			
t ₇	50	ns min	TFS to TCLK Falling Edge
t ₈	75	ns min	TCLK Falling Edge to TFS
t ₈ t ₉	150	ns min	TCLK Cycle Time
t ₁₀	30	ns min	Data Valid to TCLK Setup Time
t ₁₁	75	ns min	Data Valid to TCLK Hold Time
t _{l2}	40	ns min	LDAC Pulse Width

NOTES

ABSOLUTE MAXIMUM RATINGS*

$(T_A = + 25$ °C unless otherwise noted)
V_{DD} to AGND0.3 V to +7 V
V _{SS} to AGND+0.3 V to -7 V
AGND to DGND
V_{OUT} to AGND
V_{IN} to AGND V_{SS} -0.3 V to V_{DD} + 0.3 V
RO ADC to AGND0.3 V to V_{DD} + 0.3 V
RO DAC to AGND0.3 V to V_{DD} + 0.3 V
RI DAC to AGND
Digital Inputs to DGND0.3 V to V_{DD} + 0.3 V
D igital Outputs to DGND0.3 V to V_{DD} + 0.3 V

Operating T	emperature	Range
-------------	------------	-------

J V ersion	0°C to +70°C
A Version	40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 secs)	+300°C
Power Dissipation (Any Package) to +75°C	1000 mW
Derates above +75°C by	10 mW/°C

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7869 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ORDERING GUIDE

Model	Temperature Range	Signal- to-Noise Ratio (SNR)	Relative Accuracy	Package Option*
AD 7869JN	0°C to +70°C	78 dB	±2 L SB max	N -24
AD 7869JR	0°C to +70°C	78 dB	±2 L SB max	R-28
AD 7869AQ	-40°C to +85°C	77 dB	±2 L SB max	Q-24

^{*}N = Plastic DIP; Q = C erdip; R = Small O utline IC (SOIC).

-4- REV. A

¹T iming specifications are sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

²Serial timing is measured with a 4.7 kΩ pull-up resistor on DR and RFS and a 2 kΩ pull-up resistor on RCLK. The capacitance on all three outputs is 35 pF. ³When using internal clock, RCLK mark/space ratio (measured form a voltage level of 1.6 V) range is 40/60 to 60/40. For external clock, RCLK mark/space ratio = external clock mark/space ratio.


⁴DR will drive higher capacitance loads but this will add to t_5 since it increases the external RC time constant (4.7 k Ω //C_L) and hence the time to reach 2.4 V.

⁵Time 2 RCLK to 3 RCLK depends on conversion start to ADC clock synchronization.

⁶T C L K mark/space ratio is 40/60 to 60/40.


AD7869 PIN FUNCTION DESCRIPTION

DIP Pin Number	Mnemonic	Function
POWERS	UPPLY	
7 & 23	V_{DD}	Positive Power Supply, 5 V \pm 5%. Both V _{DD} pins must be tied together.
10 & 22	V_{SS}	N egative Power Supply, –5 V \pm 5%. Both V $_{SS}$ pins must be tied together.
8 & 19	AGND	Analog Ground. Both AGND pins must be tied together.
6 & 17	DGND	Digital Ground. Both DGND pins must be tied together.
ANALOG	SIGNAL AND	REFERENCE
21	V _{IN}	AD C Analog Input. The AD C input range is ±3 V.
9	V _{OUT}	Analog Output Voltage from DAC. This output comes from a buffer amplifier. The range is bipolar, ± 3 V with RIDAC = ± 3 V.
20	RO ADC	Voltage Reference Output. The internal ADC 3 V reference is provided at this pin. This output may be used as a reference for the DAC by connecting it to the RIDAC input. The external load capability of this reference is 500 μA.
11	RO DAC	DAC Voltage Reference Output. This is one of two internal voltage references. To operate the DAC with this internal reference, RO DAC should be connected to RI DAC. The external load capability of the reference is 500 µA.
12	RIDAC	DAC Voltage Reference Input. The voltage reference for the DAC must be applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD 7869 is 3 V.
ADC INTI	ERFACE AND	CONTROL
2	CLK	Clock Input. An external TTL-compatible clock may be applied to this input. Alternatively, tying this pin to V_{SS} enables the internal laser-trimmed oscillator.
3	RFS	Receive Frame Synchronization, Logic Output. This is an active low open-drain output that provides a framing
		pulse for serial data. An external 4.7 k Ω pull-up resistor is required on \overline{RFS} .
4	RCLK	Receive Clock, Logic Output. RCLK is the gated serial clock output that is derived from the internal or external ADC clock. If the CONTROL input is at V_{SS} , the clock runs continuously. With the CONTROL input at DGND, the RCLK output is gated off (three-state) after serial transmission is complete. RCLK is an open-drain output and requires an external $2 \text{ k}\Omega$ pull-up resistor.
5	DR	Receive D ata, L ogic O utput. This is an open-drain data output used in conjunction with \overline{RFS} and RCLK to transmit data from the ADC. Serial data is valid on the falling edge of RCLK when \overline{RFS} is low. An external 4.7 k Ω resistor is required on the DR output.
1	CONVST	Convert Start, Logic Input. A low to high transition on this input puts the track-and-hold amplifier into the hold
		mode and starts an ADC conversion. This input is asynchronous to the CLK input.
24	CONTROL	Control, Logic Input. With this pin at 0 V, the RCLK is noncontinuous. With this pin at -5 V, the RCLK is continuous. Note, tying this pin to V _{DD} places the part in a factory test mode where normal operation is not exhibited.
DAC INTI	ERFACE AND	CONTROL
14	TFS	Transmit Frame Synchronization, Logic Input. This is a frame or synchronization signal for the DAC with serial data expected after the falling edge of this signal.
15	DT	Transmit Data, Logic Input. This is the data input that is used in conjunction with \overline{TFS} and TCLK to transfer serial data to the input latch.
16	TCLK	Transmit Clock, Logic Input. Serial data bits are latched on the falling edge of TCLK when $\overline{\mathrm{TFS}}$ is low.
13	LDAC	Load DAC, Logic Input. A new word is transferred into the DAC latch from the input latch on the falling edge of this signal.
18	NC	No Connect.



REV. A

PIN CONFIGURATIONS



-5-

CONVERTER DETAILS

The AD 7869 is a complete 14-bit I/O port; the only external components required for normal operation are pull-up resistors for the AD C data outputs, and power supply decoupling capacitors. The AD 7869 is comprised of a 14-bit successive approximation AD C with a track/hold amplifier, a 14-bit DAC with a buffered output and two 3 V buried Zener references, a clock oscillator and control logic.

ADC CLOCK

The AD 7869 has an internal clock oscillator that can be used for the ADC conversion procedure. The oscillator is enabled by tying the CLK input to V_{SS} . The oscillator is laser trimmed at the factory to give a maximum conversion time of $10~\mu s$. The mark/space ratio can vary from 40/60 to 60/40. Alternatively, an external TTL compatible clock may be applied to this input. The allowable mark/space ratio of an external clock is 40/60 to 60/40.

RCLK is a clock output, used for the serial interface. This output is derived directly from the ADC clock source and can be switched off at the end of conversion with the CONTROL input.

ADC CONVERSION TIMING

The conversion time for both external clock and continuous internal clock can vary from 19 to 20 rising clock edges, depending on the conversion start to ADC clock synchronization. If a conversion is initiated within 30 ns prior to a rising edge of the ADC clock, the conversion time will consist of 20 rising clock edges, i.e., $9.5~\mu s$ conversion time. For noncontinuous internal clock, the conversion time always consists of 19 rising clock edges.

ADC TRACK-AND-HOLD AMPLIFIER

The track-and-hold amplifier on the analog input of the AD 7869 allows the AD C to accurately convert an input sine wave of 6 V peak-peak amplitude to 14-bit accuracy. The input impedance is typically 9 k Ω ; an equivalent circuit is shown in Figure 1. The input bandwidth of the track/hold amplifier is much greater than the N yquist rate of the AD C even when the AD C is operated at its maximum throughput rate. The 0.1 dB cutoff frequency occurs typically at 500 kHz. The track/hold amplifier acquires an input signal to 14-bit accuracy in less than 2 μs . The overall throughput rate is equal to the conversion time plus the track/hold amplifier acquisition time. For a 2.0 M Hz input clock, the throughput time is 12 μs max.




Figure 1. ADC Analog Input

The operation of the track/hold amplifier is essentially transparent to the user. The track/hold amplifier goes from its track mode to its hold mode at the start of conversion on the rising edge of $\overline{\text{CONVST}}$.

INTERNAL REFERENCES

The AD 7869 has two on-chip temperature compensated buried Zener references that are factory trimmed to 3 V ± 10 mV. One reference provides the appropriate biasing for the ADC, while the other is available as a reference for the DAC. Both reference outputs are available (labelled RO DAC and RO ADC) and are capable of providing up to 500 μA to an external load.

The DAC input reference (RIDAC) can be sourced externally or connected to any of the two on-chip references. Applications requiring good full-scale error matching between the DAC and the ADC should use the ADC reference as shown in Figure 4.

The maximum recommended capacitance on either of the reference output pins for normal operation is 50 pF. If either of the reference outputs is required to drive a capacitive load greater than 50 pF, then a 200 Ω resistor must be placed in series with the capacitive load. The addition of decoupling capacitors, $10~\mu F$ in parallel with $0.1~\mu F$ as shown in Figure 2, improves noise performance. The improvement in noise performance can be seen from the graph in Figure 3. Note: this applies for the DAC output only; reference decoupling components do not affect ADC performance. Consequently, a typical application will have just the DAC reference decoupled with the other one open circuited.




Figure 2. Reference Decoupling Components

DAC OUTPUT AMPLIFIER

The output from the voltage mode DAC is buffered by a non-inverting amplifier. The buffer amplifier is capable of developing ± 3 V across 2 k Ω and 100 pF load to ground and can produce 6 V peak-to-peak sine wave signals to a frequency of 20 kHz. The output is updated on the falling edge of the LDAC input. The output voltage settling time, to within 1/2 LSB of its final value, is typically less than 3.5 μs .

The small signal (200 mV p-p) bandwidth of the output buffer amplifier is typically 1 M Hz. The output noise from the amplifier is low with a figure of 30 nV/ $\sqrt{\rm Hz}$ at a frequency of 1 kHz. The broadband noise from the amplifier exhibits a typical peakto-peak figure of 150 μ V for a 1 M Hz output bandwidth. Figure 3 shows a typical plot of noise spectral density versus frequency for the output buffer amplifier and for either of the on-chip references.




Figure 3. Noise Spectral Density vs. Frequency

INPUT/OUTPUT TRANSFER FUNCTIONS

A bipolar circuit for the AD 7869 is shown in Figure 4.

The analog input/output voltage range of the AD 7869 is ± 3 V. The designed code transitions for the ADC occur midway between successive integer LSB values (i.e., 1/2 LSB, 3/2 LSB, 5/2 LSB FS -3/2 LSBs). The input/output code is 2s C omplement Binary with 1 LSB = FS/16384 = 366 μV . The ideal transfer function is shown in Figure 5.




Figure 4. Basic Bipolar Operation




Figure 5. Input/Output Transfer Function

OFFSET AND FULL SCALE ADJUSTMENT

In most digital signal processing (DSP) applications, offset and full-scale errors have little or no effect on system performance. Offset error can always be eliminated in the analog domain by ac coupling. Full-scale errors do not cause problems as long as the input signal is within the full dynamic range of the ADC. For applications requiring that the input signal range match the full analog input dynamic range of the ADC, offset and full-scale errors have to be adjusted to zero.

ADC ADJUSTMENT

Figure 6 has signal conditioning at the input and output of the AD 7869 for trimming the endpoints of the transfer functions of both the ADC and the DAC. Offset error must be adjusted before full-scale error. For the ADC, this is achieved by trimming the offset of A1 while the input voltage, V1, is 1/2 LSB below ground. The trim procedure is as follows: apply a voltage of $-183~\mu V~(-1/2~LSB)$ at V1 in Figure 6 and adjust the offset voltage of A1 until the ADC output code flickers between 11 1111 1111 1111 (3FFF HEX) and 00 0000 0000 0000 (0000 HEX).




Figure 6. AD7869 with Input/Output Adjustment

ADC gain error can be adjusted at either the first code transition (ADC negative full scale) or the last code transition (ADC positive full scale). The trim procedures for both cases are as follows (see Figure 6).

ADC Positive Full-Scale Adjustment

Apply a voltage of 2.99945 V (FS/2 - 3/2 LSBs) at V1. Adjust R2 until the ADC output code flickers between 01 1111 1111 1110 (1FFE HEX) and 01 1111 1111 1111 (1FFF HEX).

ADC Negative Full-Scale Adjustment

Apply a voltage of -2.99982 V (-FS/2 + 1/2 LSB) at V1 and adjust R2 until the ADC output code flickers between 10 0000 0000 0000 (2000 HEX) and 10 0000 0000 0001 (2001 HEX).

DAC ADJUSTMENT

Op amp A2 is included in Figure 6 for the DAC transfer function adjustment. Again, offset must be adjusted before full scale. To adjust offset, load the DAC with 00 0000 0000 0000 (0000 HEX) and trim the offset of A2 to 0 V. As with the ADC adjustment, gain error can be adjusted at either the first code transition (DAC negative full scale) or the last code transition (DAC positive full scale). The trim procedures for both cases are as follows:

DAC Positive Full-Scale Adjustment

Load the DAC with 01 1111 1111 1111 (1FFF HEX) and adjust R7 until the op amp output voltage is equal to 2.99963 V (FS/2 - 1 LSB).

DAC Negative Full-Scale Adjustment

Load the DAC with 10 0000 0000 0000 (2000 HEX) and adjust R7 until the op amp output voltage is equal to -3 V (-FS/2).

REV. A -7-

TIMING AND CONTROL

C ommunication with the AD 7869 is managed by six dedicated pins. These consist of separate serial clocks, word framing or strobe pulses, and data signals for both receiving and transmitting data. C onversion starts and DAC updating are controlled by two digital inputs, $\overline{\text{CONVST}}$ and $\overline{\text{LDAC}}$. These inputs can be asserted independently of the microprocessor by an external timer when precise sampling intervals are required. Alternatively, the $\overline{\text{LDAC}}$ and $\overline{\text{CONVST}}$ can be driven from a decoded address bus, allowing the microprocessor control over conversion start and DAC updating as well as data communication to the AD 7869.

ADC Timina

Conversion control is provided by the \overline{CONVST} input. A low to high transition on \overline{CONVST} input starts conversion and drives the track/hold amplifier into its hold mode. Serial data then becomes available while conversion is in progress. The corresponding timing diagram is shown in Figure 7. The word length is 16 bits, two leading zeros followed by the 14-bit conversion result starting with the M SB. The data is synchronized to the serial clock output (RCLK) and is framed by the serial strobe (\overline{RFS}). D ata is clocked out on a low to high transition of the serial clock and is valid on the falling edge of this clock while the \overline{RFS} output is low. \overline{RFS} goes low at the start of conversion, and the first serial data bit (which is the first leading zero) is valid on the first falling edge of RCLK. All the ADC serial lines are open-drain outputs and require external pull-up resistors.




Figure 7. ADC Control Timing Diagram

The serial clock out is derived from the ADC master clock source, which may be internal or external. Normally, RCLK is required during the serial transmission only. In these cases, it can be shut down (i.e., placed into three-state) at the end of conversion to allow multiple ADCs to share a common serial bus. However, some serial systems (e.g., TMS32020) require a serial clock that runs continuously. Both options are available on the AD7869 ADC. With the CONTROL input at 0 V, RCLK is noncontinuous; when it is at –5 V, RCLK is continuous.

DAC TIMING

The AD 7869 DAC contains two latches, an input latch and a DAC latch. Data must be loaded to the input latch under the control of the TCLK, $\overline{\rm TFS}$ and DT serial logic inputs. Data is then transferred from the input latch to the DAC latch under the control of the $\overline{\rm LDAC}$ signal. Only the data in the DAC latch determines the analog output of the AD 7869.

D ata is loaded to the input latch under control of TCLK, \overline{TFS} and DT. The AD 7869 DAC expects a 16-bit stream of serial data on its DT input. D ata must be valid on the falling edge of TCLK. The \overline{TFS} input provides the frame synchronization signal, which tells the AD 7869 DAC that valid serial data will be available for the next 16 falling edges of TCLK. Figure 8 shows the timing diagram for the serial data format.




Figure 8. DAC Control Timing Diagram

Although 16 bits of data are clocked into the input latch, only 14 bits are transferred into the DAC latch. Therefore, two bits in the stream are don't cares since their value does not affect the DAC latch data. The bit positions are two don't cares, followed by the 14-bit DAC data starting with the MSB.

The \overline{LDAC} signal controls the transfer of data to the DAC latch. Normally, data is loaded to the DAC latch on the falling edge of \overline{LDAC} . However, if \overline{LDAC} is held low, then serial data is loaded to the DAC latch on the sixteenth falling edge of TCLK. If \overline{LDAC} goes low during the loading of serial data to the input latch, no DAC latch update takes place on the falling edge of \overline{LDAC} . If \overline{LDAC} stays low until the serial transfer is completed, the update takes place on the sixteenth falling edge of TCLK. If \overline{LDAC} returns high before the serial data transfer is completed, no DAC latch update takes place.

-8- REV. A

AD7869 DYNAMIC SPECIFICATIONS

The AD 7869 is specified and 100% tested for dynamic performance specifications as well as traditional dc specifications such as Integral and Differential Nonlinearity. These ac specifications are required for signal processing applications such as speech recognition, spectrum analysis and high speed modems. These applications require information on the converter's effect on the spectral content of the input signal. Hence, the parameters for which the AD 7869 is specified include SNR, harmonic distortion and peak harmonics. These terms are discussed in more detail in the following sections.

Signal-to-Noise Ratio (SNR)

SNR is the measured signal-to-noise ratio at the output of the ADC or DAC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency ($f_{SAMPLE}/2$), excluding dc. SNR is dependent upon the number of levels used in the quantization process; the more levels, the smaller the quantization noise. The theoretical signal-to-noise ratio for a sine wave input is given by

$$SNR = (6.02N + 1.76) dB$$
 (1)

where N is the number of bits. Thus for an ideal 14-bit converter, SNR = 86 dB.

Effective Number of Bits

The formula given in Equation (1) relates the SNR to the number of bits. Rewriting the formula, as in Equation (2), it is possible to obtain a measure of performance expressed in effective number of bits (N).

$$N = \frac{SNR - 1.76}{6.02} \tag{2}$$

The effective number of bits for a device can be calculated directly from its measured SNR.

Harmonic Distortion

Harmonic D istortion is the ratio of the rms sum of harmonics to the fundamental. For the AD 7869, total harmonic distortion (THD) is defined as:

$$THD = 20 log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where V1 is the rms amplitude of the fundamental and V2, V3, V4, V5 and V6 are the rms amplitudes of the second through to the sixth harmonic. The THD is also derived from the FFT plot of the ADC or DAC output spectrum.

ADC Testing

The output spectrum from the ADC is evaluated by applying a sine wave signal of very low distortion to the $V_{\rm IN}$ input while reading multiple conversion results. A Fast Fourier Transform (FFT) plot is generated from which the SNR data can be obtained. Figure 9 shows a typical 2048 point FFT plot of the AD 7869AQ ADC with an input signal of 10 kHz and a sampling frequency of 60 kHz. The SNR obtained from this graph is 80 dB. It should be noted that the harmonics are taken into account when calculating the SNR.




Figure 9. ADC FFT Plot

Figure 10 shows a typical plot of effective number of bits versus frequency for an AD 7869AQ with a sampling frequency of 60 kHz. The effective number of bits typically falls between 12.7 and 13.1, corresponding to SNR figures of 79 dB and 80.4 dB.




Figure 10. Effective Number of Bits vs. Frequency for the ADC

DAC Testing

A simplified diagram of the method used to test the dynamic performance specifications of the DAC is outlined in Figure 11. Data is loaded to the DAC under control of the microcontroller and associated logic. The output of the DAC is applied to a 9th order low pass filter whose cutoff frequency corresponds to the Nyquist limit. The output of the filter is, in turn, applied to a 16-bit accurate digitizer. This digitizes the signal and the microcontroller generates an FFT plot from which the dynamic performance of the DAC can be evaluated.




Figure 11. DAC Dynamic Performance Test Circuit

REV. A _9_

The digitizer sampling is synchronized with the DAC update rate to ease FFT calculations. The digitizer samples the DAC output after the output has settled to its new value. Therefore, if the digitizer were to directly sample the output, it would effectively be sampling a dc value each time. As a result, the dynamic performance of the DAC would not be measured correctly. Using the digitizer directly on the DAC output would give better results than the actual performance of the DAC. Using a filter between the DAC and the digitizer means that the digitizer samples a continuously moving signal, and the true dynamic performance of the AD7869 DAC output is measured.

Figure 12 shows a typical 2048 point Fast Fourier Transform plot for the AD 7869 DAC with an update rate of 83 kHz and an output frequency of 1 kHz. The SNR obtained from the graph is 82 dBs.




Figure 12. DAC FFT Plot

Some applications will require improved performance versus frequency from the AD 7869 DAC. In these applications, a simple sample-and-hold circuit such as that outlined in Figure 13 will extend the very good performance of the DAC to 20 kHz. Other applications will already have an inherent sample-and-hold function following the AD 7869 DAC output. An example of this type of application is driving a switched capacitor filter where the updating of the DAC is synchronized with the switched capacitor filter. This inherent sample-and-hold function also extends the frequency range performance.




Figure 13. DAC Sample-and-Hold Circuit

Performance versus Frequency

The typical performance plots of Figures 14 and 15 show the AD 7869 DAC performance over a wide range of input frequencies at an update rate of 83 kHz. The plot of Figure 14 is without a sample-and-hold on the DAC output while the plot of Figure 15 is generated with a sample-and-hold on the output.




Figure 14. DAC Performance vs. Frequency (No Sample-and-Hold)




Figure 15. DAC Performance vs. Frequency (Sample-and-Hold)

-10- REV. A

MICROPROCESSOR INTERFACING

M icroprocessor interfacing to the AD 7869 is via a serial bus that uses standard protocol compatible with DSP machines. The communication interface consists of separate transmit (DAC) and receive (ADC) sections whose operations can be either synchronous or asynchronous with respect to each other. Each section has a clock signal, a data signal and a frame or strobe pulse. Synchronous operation means that data is transmitted from the ADC and to the DAC at the same time. In this mode, only one interface clock is needed, and this has to be the ADC clock out; RCLK must be connected to TCLK. For asynchronous operation, DAC and ADC data transfers are independent of each other; the ADC provides the receive clock (RCLK) while the transmit clock (TCLK) may be provided by the processor or the ADC or some other external clock source.

Another option to be considered with serial interfacing is the use of a gated clock. A gated clock means that the device sending the data switches on the clock when data is ready to be transmitted and three states the clock output when transmission is complete. Only 16 clock pulses are transmitted with the first data bit being latched into the receiving device on the first falling clock edge. Ideally, there is no need for frame pulses, however the AD 7869 DAC frame input (TFS) has to be driven high between data transmissions. The easiest method is to use RFS to drive TFS and use only synchronous interfacing. This avoids the use of interconnects between the processor and AD 7869 frame signals. Not all processors have a gated clock facility; Figure 16 shows an example with the DSP 56000.

T able I below shows the number of interconnect lines between the processor and the AD 7869 for the different interfacing options.

The AD7869 has the ability to use different clocks for transmitting and receiving data. This option, however, exists only on some processors and normally just one clock (ADC clock) is used for all communication with the AD7869. For simplicity, all the interface examples in this data sheet use synchronous interfacing and use the ADC clock (RCLK) as an input for the DAC clock (TCLK). For a better understanding of each of these interfaces, consult the relevant processor data sheet.

Table I. Interconnect Lines for Different Interfacing Options

Configuration	Number of Interconnects	Signals
Synchronous	4	RCLK, DR, DT and \overline{RFS} (TCLK = RCLK, \overline{TFS} = \overline{RFS})
A synchronous*	5 or 6	RCLK, DR, RFS, DT, TFS (TCLK = RCLK or μP serial CLK)
Synchronous Gated Clock	3	RCLK, DR and DT (TCLK = RCLK, $\overline{TFS} = \overline{RFS}$)

^{*5} LINES OF INTERCONNECT WHEN TCLK = RCLK 6 LINES OF INTERCONNECT WHEN TCLK = μ P SERIAL CLK

AD 7869-D SP 56000 Interface

Figure 16 shows a typical interface between the AD7869 and DSP56000. The interface arrangement is synchronous with a gated clock requiring only three lines of interconnect. The DSP56000 internal serial control registers have to be configured for a 16-bit data word with valid data on the first falling clock edge. Conversion starts and DAC updating are controlled by an external timer. Data transfers, which occur during ADC conversions, are between the processor receive and transmit shift registers and the AD7869's ADC and DAC. At the end of each 16-bit transfer, the DSP56000 receives an internal interrupt indicating the transmit register is empty, and the receive register is full.




Figure 16. AD7869-DSP56000 Interface

AD 7869-AD SP-2101/2102 Interface

An interface that is suitable for the ADSP-2101 or the ADSP-2102 is shown in Figure 17. The interface is configured for synchronous, continuous clock operation. The \overline{LDAC} is tied low so the DAC gets updated on the sixteenth falling clock after \overline{TFS} goes low. Alternatively, \overline{LDAC} may be driven from a timer as shown in Figure 16. As with the previous interface, the processor receives an interrupt after reading or writing to the AD 7869 and updates its own internal registers in preparation for the next data transfer.




Figure 17. AD7869-ADSP-2101/ADSP-2102 Interface

AD 7869-TM S32020 Interface

Figure 18 shows an interface that is suitable for the T M S32020/ T M S320C 25 processors. This interface is configured for synchronous, continuous clock operation. Note the AD 7869 will not correctly interface to these processors if the AD 7869 is configured for a noncontinuous clock. Conversion starts and DAC updating are controlled by an external timer.




Figure 18. AD7869-TMS32020/TMS32025 Interface

APPLICATION HINTS

Good printed circuit board (PCB) layout is as important as the circuit design itself in achieving high speed A/D performance. The AD 7869's comparator is required to make bit decisions on an LSB size of 366 μV . To achieve this, the designer has to be conscious of noise both in the ADC itself and in the preceding analog circuitry. Switching mode power supplies are not recommended as the switching spikes will feed through to the comparator causing noisy code transitions. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors that influence any ADC, and a proper PCB layout that minimizes these effects is essential for best performance.

LAYOUT HINTS

Ensure that the layout for the printed circuit board has the digital and analog signal lines separated as much as possible. Take care not to run any digital track alongside an analog signal track. Guard (screen) the analog input with AGND.

Establish a single point analog ground (star ground), separate from the logic system ground, as close as possible to the AD 7869 AGND pins. Connect all other grounds and the AD 7869 DGND to this single analog ground point. Do not connect any other digital grounds to this analog ground point.

Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC, so make the foil width for these tracks as wide as possible. The use of ground planes minimizes impedance paths and also guards the analog circuitry from digital noise. The circuit layout of Figures 22 and 23 have both analog and digital ground planes that are kept separated and only joined together at the AD 7869 AGND pins.

NOISE

K eep the input signal leads to V_{IN} and signal return leads from AGND as short as possible to minimize input noise coupling. In applications where this is not possible, use a shielded cable be-

tween the source and the ADC. Reduce the ground circuit impedance as much as possible since any potential difference in grounds between the signal source and the ADC appears as an error voltage in series with the input signal.

INPUT/OUTPUT BOARD

Figure 19 shows an analog I/O board based on the AD 7869. The corresponding printed circuit (PC) board layout and silkscreen are shown in Figures 21 to 23.

The analog input to the AD 7869 is buffered with an AD 711 op amp. There is a component grid provided near the analog input on the PC board that may be used for an antialiasing filter for the ADC or a reconstruction filter for the DAC or any other conditioning circuitry. To facilitate this option, there are two wire links (labeled L K 1 and L K 2) required on the analog input and output tracks.

The board contains a SHA circuit that can be used on the output of the AD 7869 DAC to extend the very good performance of the part over a wider frequency range. The increased performance from the SHA can be seen from Figures 14 and 15 of this data sheet. A wire link (labeled L K 3) connects the board output to either the SHA output or directly to the AD 7869 DAC output .

There are three \overline{LDAC} link options on the board; \overline{LDAC} can be driven from an external source independent of \overline{CONVST} , \overline{LDAC} can be tied to \overline{CONVST} or \overline{LDAC} can be tied to \overline{GNVST} or \overline{LDAC} can be tied to \overline{GNVST} . Choosing the latter option disables the SHA operation and places the SHA permanently in the track mode.

M icroprocessor connections to the board are made by a 9-way D-type connector. The pinout is shown in Figure 20. The ADC's digital outputs are buffered with 74HC 4050s. These buffers provide a higher current output capability for high capacitance loads or cables. Normally, these buffers are not required as the AD7869 will be sitting on the same board as the processor.

POWER SUPPLY CONNECTIONS

The PC board requires two analog power supplies and one 5 V digital supply. Connections to the analog supply are made directly to the PC board as shown on the silkscreen in Figure 21. The connections are labeled V+ and V-, and the range for both of these supplies is 12 V to 15 V. Connections to the 5 V digital supply are made through the D-type connector SKT 6. The ± 5 V analog supply required by the AD 7869 is generated from two voltage regulators on the V+ and V- supplies.

WIRE LINK OPTIONS

LK1, Analog Input Link

LK1 connects the analog input to a component grid or to a buffer amplifier which drives the ADC input.

LK2, Analog Output Link

LK2 connects the analog output to the component grid or to either the SHA or DAC output (see LK3).

LK3, SHA or DAC Select

The analog output may be taken directly from the DAC or from a SHA at the output of the DAC.

LK4, DAC Reference Selection

The DAC reference may be connected to either the ADC reference output (RO ADC) or to the DAC reference (RO DAC).

-12- REV. A




Figure 19. Input/Output Circuit Based on the AD7869

LK5, ADC Internal Clock Selection

This link configures the ADC for continuous or noncontinuous internal clock operation.

LK6, DAC Updating

The DAC, $\overline{\mathrm{LDAC}}$ input may asserted independently of the ADC $\overline{\mathrm{CONVST}}$ signal or it may be tied to $\overline{\mathrm{CONVST}}$ or it may tied to GND.

LK7, ADC Clock Source

This link provides the option for the ADC to use its own internal clock oscillator or an external TTL compatible clock.

LK8 Frame Synchronous Option

L K 8 provides the option of tying the AD C \overline{RFS} output to the DAC \overline{TFS} input.

LK9 Transmit/Receive Clock Option

LK9 provides the option to connect the ADC RCLK to the DAC TCLK .




Figure 20. SKT6, D-Type Connector Pinout

REV. A -13-

COMPONENT LIST IC1	AD 7869	C 21 C 22	330 pF Capacitor 68 pF Capacitor
IC2, IC3 IC4, IC5, IC6,	2X AD 711 AD G 201H S M C 78L 05 M C 79L 05	R1, R2, R4 R3, R5 R6 R7	2 k Ω R esistor 4.7 k Ω R esistor 15 k Ω R esistor 200 Ω R esistor
IC7, IC8, C1, C3, C5, C7	74H C 4050 74H C 221	LK1, LK2, LK3, LK4, LK5, LK6, LK7, LK8, LK9	Shorting Plugs
C 9, C 11, C 13, C 15 C 17, C 19, C 23	10 μF Capacitor	SKT1, SKT2, SKT3, SKT4, SKT5	BNC Sockets
C2, C4, C6, C8 C10, C12, C14, C16 C18, C20, C24	0.1 μF Capacitor	SKT 6	9-Contact D-T ype Connector




Figure 21. Silkscreen for the Circuit Diagram of Figure 19

-14- REV. A




Figure 22. Component Side Layout for the Circuit Diagram of Figure 19





Figure 23. Solder Side Layout for the Circuit Diagram of Figure 19

REV. A -15-


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

24-Pin Plastic DIP (N-24)




28-Pin Plastic SOIC (R-28)



- 1. LEAD NO. 1 INDENTIFIED BY A DOT.
- 2. SOIC LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED IN ACCORDANCE WITH MIL-M-38510 REOUIREMENTS.

24-Pin Cerdip (Q-24)



- 1 LEAD NO 1 IDENTIFIED BY DOT OR NOTCH
 2 CERDIP LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED IN ACCORDANCE WITH MIL-M-38510 REDUIREMENTS.